{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:28:10Z","timestamp":1764174490141,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["B0101-16-1274"],"award-info":[{"award-number":["B0101-16-1274"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcsii.2018.2809965","type":"journal-article","created":{"date-parts":[[2018,2,27]],"date-time":"2018-02-27T19:23:29Z","timestamp":1519759409000},"page":"1154-1158","source":"Crossref","is-referenced-by-count":19,"title":["A 65-nm CMOS 6-Bit 20 GS\/s Time-Interleaved DAC With Full-Binary Sub-DACs"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7329-6584","authenticated-orcid":false,"given":"Si-Nai","family":"Kim","sequence":"first","affiliation":[]},{"given":"Woo-Cheol","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1858-1416","authenticated-orcid":false,"given":"Min-Jae","family":"Seo","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387946"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2412657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2350540"},{"journal-title":"Operation and Modeling of the MOS Transistor","year":"2011","author":"tsividis","key":"ref7"},{"key":"ref2","first-page":"194","article-title":"A 56GS\/S 6b DAC in 65nm CMOS with \n$256{\\times} 6\\text{b}$\n memory","author":"greshishchev","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551544"},{"key":"ref1","first-page":"58","article-title":"3.4 A 36Gb\/s PAM4 transmitter using an 8b 18GS\/S DAC in 28nm CMOS","author":"nazemi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8447179\/08303762.pdf?arnumber=8303762","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T13:05:54Z","timestamp":1643202354000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8303762\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":9,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2809965","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}