{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:56Z","timestamp":1740167876445,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsii.2018.2810160","type":"journal-article","created":{"date-parts":[[2018,2,27]],"date-time":"2018-02-27T19:23:29Z","timestamp":1519759409000},"page":"1939-1943","source":"Crossref","is-referenced-by-count":0,"title":["Up-Conversion of Clock Phase Noise in Plesiochronous Data Links"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2427-6311","authenticated-orcid":false,"given":"Luca","family":"Ravezzi","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884389"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848142"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.902525"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869792"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843624"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804341"},{"key":"ref16","first-page":"962","article-title":"A half rate CDR with DCD cleaning up and quadrature clock calibration for 20Gbps 60ghz communication in 65nm CMOS","author":"yu","year":"2013","journal-title":"IEEE ISCAS Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/82.749085"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.879061"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757329"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008525"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2285385"},{"key":"ref8","first-page":"1","article-title":"A 2.5-8Gb\/s transceiver with 5-tap DFE and second order CDR against 28-inch channel and 5000ppm SSC in 40nm CMOS technology","author":"chen","year":"2010","journal-title":"IEEE CICC Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256172"},{"key":"ref2","first-page":"320","article-title":"A 60 Gb\/s 1.9 pJ\/bit NRZ optical-receiver with low latency digital CDR in 14nm CMOS FinFET","author":"cevrero","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2636858"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8543340\/08303741.pdf?arnumber=8303741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:54:35Z","timestamp":1643252075000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8303741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2810160","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}