{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T12:41:43Z","timestamp":1780576903810,"version":"3.54.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsii.2018.2811412","type":"journal-article","created":{"date-parts":[[2018,3,2]],"date-time":"2018-03-02T19:18:06Z","timestamp":1520018286000},"page":"1949-1953","source":"Crossref","is-referenced-by-count":7,"title":["A 0.33\u20131 GHz Open-Loop Duty Cycle Corrector With Digital Falling Edge Modulator"],"prefix":"10.1109","volume":"65","author":[{"given":"Kyung-Tae","family":"Kang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sang-Yun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Jin","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4155-6940","authenticated-orcid":false,"given":"Dongsoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5178-4392","authenticated-orcid":false,"given":"Sang-Sun","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9777-6953","authenticated-orcid":false,"given":"Kang-Yoon","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"ii-925","article-title":"An all-digital 50% duty-cycle corrector","volume":"2","author":"wang","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2291052"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468911"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158731"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050776"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885396"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2370631"},{"key":"ref9","first-page":"547","article-title":"A 2.5Gb\/s\/pin 256Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE Int Solid State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021447"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8543340\/08306139.pdf?arnumber=8306139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T15:33:02Z","timestamp":1643297582000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8306139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":10,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2811412","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}