{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:54:41Z","timestamp":1772643281867,"version":"3.50.1"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/tcsii.2018.2815705","type":"journal-article","created":{"date-parts":[[2018,3,14]],"date-time":"2018-03-14T18:17:19Z","timestamp":1521051439000},"page":"1169-1173","source":"Crossref","is-referenced-by-count":11,"title":["A Systematic Design Methodology for Class-AB-Style Ring Amplifiers"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0424-8148","authenticated-orcid":false,"given":"Karim M.","family":"Megawer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faisal A.","family":"Hussien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1968-9659","authenticated-orcid":false,"given":"Mohamed M.","family":"Aboudina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8359-768X","authenticated-orcid":false,"given":"Ahmed N.","family":"Mohieldin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"94","article-title":"A 75.9dB-SNDR 2.96mW 29fJ\/conv-step ringamp-only pipelined ADC","author":"hershberg","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","article-title":"A time-interleaved SAR assisted pipeline ADC with bias-enhanced ring amplifier","author":"chen","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8053047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527231"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538970"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217865"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8447179\/08315471.pdf?arnumber=8315471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T14:10:36Z","timestamp":1643206236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8315471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":8,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2815705","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9]]}}}