{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:59:13Z","timestamp":1773413953012,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsii.2018.2817504","type":"journal-article","created":{"date-parts":[[2018,3,20]],"date-time":"2018-03-20T20:18:11Z","timestamp":1521577091000},"page":"1869-1873","source":"Crossref","is-referenced-by-count":25,"title":["The Peak-SNR Performances of Voltage-Mode versus Time-Mode Circuits"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1284-8901","authenticated-orcid":false,"given":"Soheyl","family":"Ziabakhsh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9484-7218","authenticated-orcid":false,"given":"Ghyslain","family":"Gagnon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4880-0272","authenticated-orcid":false,"given":"Gordon W.","family":"Roberts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1908"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2399673"},{"key":"ref10","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2636327"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169011"},{"key":"ref5","author":"razavi","year":"2002","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215792"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref9","first-page":"773","article-title":"Jitter in oscillators with \n$1\/f$\n noise sources","volume":"1","author":"liu","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2156990"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8543340\/08320302.pdf?arnumber=8320302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T15:24:42Z","timestamp":1643297082000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8320302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":11,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2817504","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}