{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:42:35Z","timestamp":1768070555887,"version":"3.49.0"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T00:00:00Z","timestamp":1543622400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080570"],"award-info":[{"award-number":["10080570"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020088","name":"Korea Semiconductor Research Consortium","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,12]]},"DOI":"10.1109\/tcsii.2018.2819430","type":"journal-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T17:01:21Z","timestamp":1522083681000},"page":"1894-1898","source":"Crossref","is-referenced-by-count":13,"title":["A 4266 Mb\/s\/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller"],"prefix":"10.1109","volume":"65","author":[{"given":"Mino","family":"Kim","sequence":"first","affiliation":[{"name":"DRAM Product Development Division, SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7857-8783","authenticated-orcid":false,"given":"Sungphil","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"}]},{"given":"Gi-Moon","family":"Hong","sequence":"additional","affiliation":[{"name":"DRAM Product Development Division, SK Hynix, Icheon, South Korea"}]},{"given":"Hyeongjun","family":"Ko","sequence":"additional","affiliation":[{"name":"DRAM Product Development Division, SK Hynix, Icheon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-703X","authenticated-orcid":false,"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.1291"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2014.7024466"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.908546"},{"key":"ref13","first-page":"1","article-title":"A 1.1V 2y-nm 4.35Gb\/s\/pin 8Gb LPDDR4 mobile device with bandwidth improvement techniques","author":"song","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231255"},{"key":"ref4","first-page":"430","article-title":"25.1 A 3.2Gb\/s\/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2429588"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530803"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856576"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108120"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176871"},{"key":"ref1","first-page":"34","article-title":"A low power and highly reliable 400 Mbps mobile DDR SDRAM with on-chip distributed ECC","author":"kim","year":"2007","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref9","first-page":"240c","article-title":"A sub-1.0V 20 nm 5 Gb\/s\/pin post-LPDDR3 I\/O interface with low voltage-swing terminated logic and adaptive calibration scheme for mobile application","author":"cho","year":"2013","journal-title":"Proc Symp VLSI Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8543340\/08325323.pdf?arnumber=8325323","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:08:24Z","timestamp":1755911304000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8325323\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12]]},"references-count":14,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2819430","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12]]}}}