{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:16Z","timestamp":1740167896019,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities of China","doi-asserted-by":"crossref","award":["2017QN81003"],"award-info":[{"award-number":["2017QN81003"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/tcsii.2018.2836920","type":"journal-article","created":{"date-parts":[[2018,5,15]],"date-time":"2018-05-15T20:50:55Z","timestamp":1526417455000},"page":"111-115","source":"Crossref","is-referenced-by-count":6,"title":["Resource-Efficient Parallel Tree-Based Join Architecture on FPGA"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3146-3908","authenticated-orcid":false,"given":"Huan","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Bei","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8401-7699","authenticated-orcid":false,"given":"Wei-Jun","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7283-2637","authenticated-orcid":false,"given":"Zhen-Guo","family":"Ma","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9740-2537","authenticated-orcid":false,"given":"Feng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2018.2822707"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672966"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1145\/3039902.3039905","article-title":"Cost-effective and high-throughput merge network: Architecture for the fastest FPGA sorting accelerator","volume":"44","author":"mashimo","year":"2016","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.19"},{"key":"ref14","first-page":"33","article-title":"Parallel FPGA-based implementation of recursive sorting algorithms","author":"mihhailov","year":"2011","journal-title":"Proc Int Conf Electron Devices Syst Appl"},{"key":"ref15","first-page":"1","article-title":"Hybrid FPGA approach for a B+ tree in a semantic Web database system","author":"heinrich","year":"2015","journal-title":"Proc IEEE 10th Int Symp Reconfig Commun Centric Syst Chip"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2807362"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.14778\/1687627.1687654"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2013.6641403"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968504"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.62"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.17"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.14778\/1687627.1687730"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559965"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554787"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8584164\/08359382.pdf?arnumber=8359382","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:52Z","timestamp":1657745632000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8359382\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2836920","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}