{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:22:50Z","timestamp":1773246170303,"version":"3.50.1"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 107-2622-E-003-001-CC2"],"award-info":[{"award-number":["MOST 107-2622-E-003-001-CC2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 106-2221-E-003-033"],"award-info":[{"award-number":["MOST 106-2221-E-003-033"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Amazing Microelectronic Corporation, Taiwan"},{"name":"National Chip Implementation Center, Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsii.2018.2857403","type":"journal-article","created":{"date-parts":[[2018,7,18]],"date-time":"2018-07-18T19:14:22Z","timestamp":1531941262000},"page":"1475-1479","source":"Crossref","is-referenced-by-count":9,"title":["Low-Loss I\/O Pad With ESD Protection for K\/Ka-Bands Applications in the Nanoscale CMOS Process"],"prefix":"10.1109","volume":"65","author":[{"given":"Bo-Wei","family":"Peng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3375-520X","authenticated-orcid":false,"given":"Chun-Yu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"240","article-title":"On-chip ESD protection design for GHz RF integrated circuits by using polysilicon diodes in sub-quarter-micron CMOS process","author":"chang","year":"2001","journal-title":"VLSI Tech Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.826868"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2004334"},{"key":"ref13","first-page":"1240","article-title":"A new stratified crossed stacked spiral inductor with improved self-resonance frequency","author":"cai","year":"2011","journal-title":"Proc IEEE Int Conf Electron Commun Control"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2322366"},{"key":"ref15","first-page":"286","article-title":"Using VFTLP data to design for CDM robustness","author":"chu","year":"2009","journal-title":"Proc EOS\/ESD Symp"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"131","DOI":"10.2174\/187221207780832174","article-title":"ESD protection design with low-capacitance consideration for high-speed\/high-frequency I\/O interfaces in integrated circuits","volume":"1","author":"ker","year":"2007","journal-title":"Recent Patents on Engineering"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071590"},{"key":"ref6","first-page":"1928","article-title":"Precipitation measurement using a dual Ka-band radar system for GPM\/DPR algorithm development","author":"nishikawa","year":"2012","journal-title":"Proc IEEE Int Geosci Remote Sens Symp"},{"key":"ref5","first-page":"1646","article-title":"Resource allocation for cognitive satellite communications in Ka-band (17.7–19.7 GHz)","author":"sharma","year":"2015","journal-title":"Proc IEEE Int Conf Commun Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2039964"},{"key":"ref7","first-page":"725","article-title":"Simulating bondpads using the Sonnet EM simulator","author":"knochenhauer","year":"0","journal-title":"ACES Dig Tech Papers"},{"key":"ref2","first-page":"1","article-title":"Effect of electrostatic discharge on electrical characteristics of discrete electronic components","author":"wysocki","year":"2009","journal-title":"Proc Conf Prognostics Health Manag Soc"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464807"},{"key":"ref9","first-page":"19","article-title":"Layout guidelines for optimized ESD protection diodes","author":"bhatia","year":"2007","journal-title":"Proc EOS\/ESD Symp"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8470998\/08412600.pdf?arnumber=8412600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T10:40:57Z","timestamp":1643193657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8412600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":15,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2857403","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}