{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:17:34Z","timestamp":1767835054391,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"PUCRS"},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"crossref","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsii.2018.2860122","type":"journal-article","created":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T19:00:03Z","timestamp":1532631603000},"page":"1440-1444","source":"Crossref","is-referenced-by-count":7,"title":["Assisting High-Level Synthesis Improve SpMV Benchmark Through Dynamic Dependence Analysis"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7307-0128","authenticated-orcid":false,"given":"Rafael","family":"Garibotti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brandon","family":"Reagen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yakun Sophia","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"691","article-title":"HLScope: Fast and accurate performance estimation for FPGA HLS","author":"choi","year":"2017","journal-title":"Proc ICCAD"},{"key":"ref11","first-page":"380","article-title":"PARADE: A cycle-accurate full-system simulation platform for accelerator-rich architectural design and exploration","author":"cong","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref12","article-title":"Polyhedral-based dynamic loop pipelining for high-level synthesis","author":"liu","year":"0","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.sysarc.2017.03.001","article-title":"Exploiting vectorization in high level synthesis of nested irregular loops","volume":"75","author":"lattuada","year":"2017","journal-title":"J Syst Archit"},{"key":"ref14","first-page":"189","article-title":"Dynamic hazard resolution for pipelining irregular loops in high-level synthesis","author":"dai","year":"2017","journal-title":"Proc FPGA"},{"key":"ref15","first-page":"189","article-title":"Dynamically scheduled high-level synthesis","author":"josipovi?","year":"2018","journal-title":"Proc FPGA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26408-0_8"},{"key":"ref17","first-page":"1","article-title":"Using dynamic dependence analysis to improve the quality of high-level synthesis designs","author":"garibotti","year":"2017","journal-title":"Proc ISCAS"},{"key":"ref18","first-page":"1317","article-title":"Image editing based on sparse matrix-vector multiplication","author":"wang","year":"2011","journal-title":"Proc ICASSP"},{"key":"ref19","first-page":"201","article-title":"A high performance systolic architecture for k-NN classification","author":"townsend","year":"2014","journal-title":"Proc MEMOCODE"},{"key":"ref4","first-page":"97","article-title":"Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures","author":"shao","year":"2014","journal-title":"Proc ISCA"},{"key":"ref3","first-page":"616","article-title":"Allocation of FPGA DSP-macros in multi-process high-level synthesis systems","author":"schafer","year":"2014","journal-title":"Proc ASP-DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465013"},{"key":"ref5","first-page":"78","article-title":"ElasticFlow: A complexity-effective approach for pipelining irregular loop nests","author":"tan","year":"2015","journal-title":"Proc ICCAD"},{"key":"ref8","year":"2018","journal-title":"The AutoESL AutoPilot High-Level Synthesis Tool Accessed"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/2684746.2689065","article-title":"Resource-aware throughput optimization for high-level synthesis","author":"li","year":"2015","journal-title":"Proc FPGA"},{"key":"ref2","first-page":"1","article-title":"Runtime dependency analysis for loop pipelining in high-level synthesis","author":"alle","year":"2013","journal-title":"Proc DAC"},{"key":"ref9","first-page":"136","article-title":"Lin-analyzer: A high-level performance analysis tool for FPGA-based accelerators","author":"zhong","year":"2016","journal-title":"Proc DAC"},{"key":"ref1","year":"2018","journal-title":"HLS and RTL Low-Power Customer Stories Accessed"},{"key":"ref20","first-page":"292","article-title":"Performance analysis and optimization of sparse matrix-vector multiplication on modern multi-and many-core processors","author":"elafrou","year":"2017","journal-title":"Proc ICPP"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.68"},{"key":"ref24","first-page":"342","article-title":"Dynamic dependency analysis of ordinary programs","author":"austin","year":"1992","journal-title":"Proc ISCA"},{"key":"ref23","year":"2017","journal-title":"The LLVM Compiler Infrastructure Accessed"},{"key":"ref26","year":"2017","journal-title":"Catapult High-Level Synthesis Accessed"},{"key":"ref25","year":"2017","journal-title":"Vivado High-Level Synthesis Accessed"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8470998\/08421281.pdf?arnumber=8421281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:42:45Z","timestamp":1643197365000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8421281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2860122","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}