{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:27:07Z","timestamp":1763724427852,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Brazilian funding agencies CAPES, CNPq, and FAPERGS"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/tcsii.2018.2866231","type":"journal-article","created":{"date-parts":[[2018,8,20]],"date-time":"2018-08-20T22:12:37Z","timestamp":1534803157000},"page":"1345-1349","source":"Crossref","is-referenced-by-count":6,"title":["Libra: An Automatic Design Methodology for CMOS Complex Gates"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8967-7864","authenticated-orcid":false,"given":"Maicon S.","family":"Cardoso","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0862-3910","authenticated-orcid":false,"given":"Gustavo H.","family":"Smaniotto","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0116-9946","authenticated-orcid":false,"given":"Andrei A. O.","family":"Bubolz","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5030-9215","authenticated-orcid":false,"given":"Matheus T.","family":"Moreira","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7150-5685","authenticated-orcid":false,"given":"Leomar S.","family":"da Rosa","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1318-9992","authenticated-orcid":false,"given":"Felipe de S.","family":"Marques","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7155\/jgaa.00091"},{"key":"ref11","first-page":"41","volume":"1","author":"sutherland","year":"1999","journal-title":"Logical Effort Designing Fast CMOS Circuits"},{"key":"ref12","first-page":"523","article-title":"Transistor placement strategies for non-series-parallel cells","author":"cardoso","year":"2017","journal-title":"Proc IEEE Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref13","first-page":"116","article-title":"Transistor level automatic layout generator for non-complementary CMOS cells","author":"ziesemer","year":"2007","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"journal-title":"Catalog of 53 Handmade Optimum Switch Networks","year":"2012","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref8","first-page":"58","article-title":"cellTK: Automated layout for asynchronous circuits with nonstandard cells","author":"karmazin","year":"2013","journal-title":"Proc Int Symp Asynch Circuits Syst (ASYNC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.10.018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938108"},{"key":"ref9","first-page":"141","author":"lih-hsing","year":"2008","journal-title":"Graph Theory and Interconnection Networks"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8470998\/08440058.pdf?arnumber=8440058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:02:07Z","timestamp":1643194927000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8440058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":14,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2866231","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2018,10]]}}}