{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:49:00Z","timestamp":1764784140527,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003967","name":"Iran's National Elites Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003967","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tcsii.2018.2881175","type":"journal-article","created":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T19:44:51Z","timestamp":1542138291000},"page":"1237-1241","source":"Crossref","is-referenced-by-count":14,"title":["A-CACHE: Alternating Cache Allocation to Conduct Higher Endurance in NVM-Based Caches"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0613-6844","authenticated-orcid":false,"given":"Amir Mahdi Hosseini","family":"Monazzah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8019-7936","authenticated-orcid":false,"given":"Ensieh","family":"Aliagha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3737-683X","authenticated-orcid":false,"given":"Elham","family":"Cheshmikhani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"234","article-title":"i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc High Perform Comput Archit (HPCA)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2017.2710089"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858318"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2017.7946727"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2720678"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591525"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555308"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.and.EUC.2013.191"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.1.080"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3050440"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2355193"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2905364"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2731959"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2016.10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2768409"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2699831"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.11.005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2015.31"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1587\/elex.13.20160220"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361150"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0537"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1609-7"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8746742\/08533424.pdf?arnumber=8533424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:08:20Z","timestamp":1657746500000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8533424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":29,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2881175","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,7]]}}}