{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T05:25:00Z","timestamp":1749533100929,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SPP1500"],"award-info":[{"award-number":["SPP1500"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/tcsii.2018.2885850","type":"journal-article","created":{"date-parts":[[2018,12,11]],"date-time":"2018-12-11T00:22:39Z","timestamp":1544487759000},"page":"1527-1531","source":"Crossref","is-referenced-by-count":2,"title":["Modeling and Evaluating the Gate Length Dependence of BTI"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6629-4713","authenticated-orcid":false,"given":"Victor M.","family":"van Santen","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4_3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref10","first-page":"205","article-title":"A Cross-Layer Analysis of Soft Error, Aging and Process Variation in Near Threshold Computing","author":"anteneh gebregiorgis","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2241767"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.37"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"},{"key":"ref14","first-page":"2.6.1","article-title":"A 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027 $\\mu{\\mathrm{ m}}^{2}$ high density 6-T SRAM cell for mobile SoC applications","author":"wu","year":"2016","journal-title":"Proc IEDM"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936314"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784605"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2717790"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488859"},{"key":"ref28","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $\\mu{\\mathrm{ m}}^{2}$ SRAM cell size","author":"natarajan","year":"2014","journal-title":"Proc IEDM"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref27","first-page":"3.1.1","article-title":"An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications","author":"wu","year":"2014","journal-title":"Proc IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2212897"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894342"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2238237"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.03.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2002351"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046972"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1579","DOI":"10.7873\/DATE.2015.0520","article-title":"Leakage Power Reduction for Deeply-Scaled FinFET Circuits Operating in Multiple Voltage Regimes Using Fine-Grained Gate-Length Biasing Technique","author":"ji li","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063050"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.01.024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2254118"},{"key":"ref21","first-page":"54","article-title":"Single-charge-based modeling of transistor characteristics fluctuations based on statistical measurement of RTN amplitude","author":"takeuchi","year":"2009","journal-title":"Proc VLSIT"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2250477"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4614-1761-3","author":"balasinski","year":"2014","journal-title":"Design for Manufacturability—From 1D to 4D for 90–22 nm Technology Nodes"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8815903\/08570846.pdf?arnumber=8570846","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,12]],"date-time":"2023-09-12T00:28:14Z","timestamp":1694478494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8570846\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2018.2885850","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,9]]}}}