{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T08:44:57Z","timestamp":1743497097381,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,12,1]],"date-time":"2019-12-01T00:00:00Z","timestamp":1575158400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","award":["NRF-2018R1D1A1A02086062"],"award-info":[{"award-number":["NRF-2018R1D1A1A02086062"]}],"id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,12]]},"DOI":"10.1109\/tcsii.2019.2893498","type":"journal-article","created":{"date-parts":[[2019,1,28]],"date-time":"2019-01-28T19:38:59Z","timestamp":1548704339000},"page":"1982-1986","source":"Crossref","is-referenced-by-count":5,"title":["A 9 Gb\/s\/ch Transceiver With Reference-Less Data-Embedded Pseudo-Differential Clock Signaling for Graphics Memory Interfaces"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7994-7234","authenticated-orcid":false,"given":"Junyoung","family":"Song","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7039-973X","authenticated-orcid":false,"given":"Yongtae","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5285-7063","authenticated-orcid":false,"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359665"},{"key":"ref3","first-page":"240","article-title":"A sub-1.0V 20nm 5Gb\/s\/pin post-LPDDR3 I\/O interface with low voltage-swing terminated logic and adaptive calibration scheme for mobile application","author":"cho","year":"2013","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","first-page":"490","article-title":"17.6 1V 10Gb\/s\/pin single-ended transceiver with controllable active-inductor-based driver and adaptively calibrated cascade-DFE for post-LPDDR4 interfaces","author":"song","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760366"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870475"},{"key":"ref5","first-page":"312","article-title":"An adaptive-bandwidth PLL for avoiding noise interference and DFE-less fast precharge sampling for over 10Gb\/s\/pin graphics DRAM interface","author":"song","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310207"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2350294"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215799"},{"year":"2009","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373467"},{"key":"ref1","first-page":"23","article-title":"High-bandwidth memory interface design","author":"kim","year":"2013","journal-title":"Proc ISSCC Tut"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8924878\/08628259.pdf?arnumber=8628259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:00:08Z","timestamp":1657746008000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8628259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2893498","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,12]]}}}