{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:47Z","timestamp":1740167867338,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000770","name":"University Of Manchester","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000770","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/tcsii.2019.2909562","type":"journal-article","created":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T20:18:00Z","timestamp":1556655480000},"page":"758-762","source":"Crossref","is-referenced-by-count":8,"title":["Fabrication Cost Analysis for Contactless 3-D ICs"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1771-7011","authenticated-orcid":false,"given":"Ioannis A.","family":"Papistas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4063-4652","authenticated-orcid":false,"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2501302"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2189212"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300059"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889354"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2791498"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512785"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2014298"},{"journal-title":"United Microelectronics Corporation UMC","year":"2019","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2016.7583082"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193836"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2516520"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.04.001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050946"},{"journal-title":"AMD High Bandwidth Memory-HBM","year":"2019","key":"ref8"},{"journal-title":"Intel Foveros Hybrid 3-D CPU Architecture","year":"2019","key":"ref7"},{"year":"2018","key":"ref2","article-title":"ECS strategic research agenda 2018"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490828"},{"journal-title":"Three-Dimensional Integrated Circuit Design","year":"2017","author":"pavlidis","key":"ref1"},{"journal-title":"Ansys Maxwell Online Help V16","year":"2014","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2014.6962730"},{"journal-title":"Cadence Virtuoso Spectre Circuit Simulator Reference V10 1 1","year":"2011","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.836656"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751428"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/66.53187"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8703186\/08682103.pdf?arnumber=8682103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:10:49Z","timestamp":1657746649000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8682103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2909562","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,5]]}}}