{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:55:26Z","timestamp":1769914526169,"version":"3.49.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute for Information and communications Technology Promotion","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["B0101-16-1274"],"award-info":[{"award-number":["B0101-16-1274"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tcsii.2019.2916913","type":"journal-article","created":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T20:01:43Z","timestamp":1557950503000},"page":"610-614","source":"Crossref","is-referenced-by-count":14,"title":["A 40-nm CMOS 7-b 32-GS\/s SAR ADC With Background Channel Mismatch Calibration"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1505-6168","authenticated-orcid":false,"given":"Dong-Shin","family":"Jo","sequence":"first","affiliation":[]},{"given":"Ba-Ro-Saim","family":"Sung","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1858-1416","authenticated-orcid":false,"given":"Min-Jae","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Woo-Cheol","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6947-7785","authenticated-orcid":false,"given":"Seung-Tak","family":"Ryu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433967"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2503644"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2015206"},{"key":"ref15","first-page":"1","article-title":"A 23mW 24GS\/s 6b Time-interleaved hybrid two-step ADC in 28nm CMOS","author":"xu","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref16","first-page":"158c","article-title":"A 25GS\/s 6b TI binary search ADC with soft-decision selection in 65nm CMOS","author":"cai","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref4","first-page":"89","article-title":"A 110 mW 6 bit 36 GS\/s interleaved SAR ADC for 100 GBE occupying 0.048 mm2 in 32 nm SOI CMOS","author":"kull","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2010.OThT6"},{"key":"ref6","first-page":"390","article-title":"A 40GS\/s 6b ADC in 65nm CMOS","author":"greshishchev","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757479"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364043"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref1","year":"2015","journal-title":"CEI-56G-LR-PAM4 Long Reach Implementation Agreement Draft Text"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063127"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9048013\/08715458.pdf?arnumber=8715458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:51:40Z","timestamp":1651078300000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8715458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2916913","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}