{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:07:02Z","timestamp":1757311622181,"version":"3.37.3"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/tcsii.2019.2922372","type":"journal-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T19:54:28Z","timestamp":1560542068000},"page":"755-759","source":"Crossref","is-referenced-by-count":39,"title":["FPGA-Based Implementation of a Real-Time Object Recognition System Using Convolutional Neural Network"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6799-1441","authenticated-orcid":false,"given":"Ali","family":"Azarmi Gilan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9447-0027","authenticated-orcid":false,"given":"Mohammad","family":"Emad","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4436-4597","authenticated-orcid":false,"given":"Bijan","family":"Alizadeh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2690919"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"journal-title":"Deep learning with INT8 optimization on Xilinx devices","year":"2016","author":"fu","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2733373.2807412"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref9","article-title":"SnowFlake: A model agnostic accelerator for deep convolutional neural networks","author":"gokhale","year":"2017","journal-title":"arXiv preprint arXiv 1708 02562"},{"key":"ref1","first-page":"1201","article-title":"CNNdroid: GPU-accelerated execution of trained deep convolutional neural networks on android","author":"oskouei","year":"2016","journal-title":"Proc ACM Multimedia Conf"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9048013\/08736715.pdf?arnumber=8736715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:50:49Z","timestamp":1651078249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8736715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":9,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2922372","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,4]]}}}