{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:58Z","timestamp":1751094238186,"version":"3.37.3"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","doi-asserted-by":"publisher","award":["006\/2018\/A2"],"award-info":[{"award-number":["006\/2018\/A2"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2018-00104-AMSV"],"award-info":[{"award-number":["MYRG2018-00104-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tcsii.2019.2923885","type":"journal-article","created":{"date-parts":[[2019,6,19]],"date-time":"2019-06-19T19:55:11Z","timestamp":1560974111000},"page":"1648-1652","source":"Crossref","is-referenced-by-count":5,"title":["Background Offset Calibration for Comparator Based on Temperature Drift Profile"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7469-7064","authenticated-orcid":false,"given":"Xiaochao","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7804-9432","authenticated-orcid":false,"given":"Qi","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"R. P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Operation and Modeling of the MOS Transistor","year":"2011","author":"tsividis","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2139530"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1142\/ISASSET"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708780"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2011.6123645"},{"journal-title":"Offset Reduction Techniques in High-Speed Analog-to-Digital Converters Analysis Design and Tradeoffs","year":"2009","author":"figueiredo","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2859027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2020524"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256236"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2337236"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2723799"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2785349"},{"journal-title":"Analysis and Design of Analog Integrated Circuits","year":"2009","author":"gray","key":"ref9"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8847476\/08741103.pdf?arnumber=8741103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:53Z","timestamp":1657745933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8741103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":14,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2923885","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}