{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T07:04:30Z","timestamp":1743750270168,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Europractice 2016 Program"},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/tcsii.2019.2928456","type":"journal-article","created":{"date-parts":[[2019,7,12]],"date-time":"2019-07-12T19:56:46Z","timestamp":1562961406000},"page":"1633-1637","source":"Crossref","is-referenced-by-count":5,"title":["A Bit-Line Voltage Sensing Circuit With Fused Offset Compensation and Cancellation Scheme"],"prefix":"10.1109","volume":"66","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1913-4928","authenticated-orcid":false,"given":"Gian Domenico","family":"Licciardo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5588-0621","authenticated-orcid":false,"given":"Luigi","family":"Di Benedetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4373-1001","authenticated-orcid":false,"given":"Antonio","family":"De Vita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alfredo","family":"Rubino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3097-0564","authenticated-orcid":false,"given":"Aldo","family":"Femia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.12.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643618"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208082"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2563660"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268312"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039949"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2366831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2603068"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2010.0510"},{"key":"ref5","first-page":"327","article-title":"High speed CAVLC encoder suitable for field programmable platforms","author":"albanese","year":"2010","journal-title":"Proc Int Conf Signals Electron Syst (ICSES)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.12.010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873026"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2715798"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001965"},{"key":"ref22","first-page":"7.3.1","article-title":"High speed, low power design rules for SRAM precharge and self-timing under technology variations","author":"nirschl","year":"2001","journal-title":"Proc Int Workshop Power Timing Model Optim Simul"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.1976"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.272089"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/8847476\/08760420.pdf?arnumber=8760420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:58:52Z","timestamp":1657745932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8760420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":23,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2928456","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2019,10]]}}}