{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:31:41Z","timestamp":1775579501851,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/tcsii.2019.2932471","type":"journal-article","created":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T19:52:35Z","timestamp":1564689155000},"page":"1304-1308","source":"Crossref","is-referenced-by-count":27,"title":["A High-Performance Charge Pump Topology for Very-Low-Voltage Applications"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1192-0104","authenticated-orcid":false,"given":"A.","family":"Ballo","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5707-9683","authenticated-orcid":false,"given":"A. D.","family":"Grasso","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8011-8660","authenticated-orcid":false,"given":"G.","family":"Palumbo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2173967"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2573382"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2676159"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2563782"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.841499"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2483159"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2581589"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-51482-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.165334"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.280696"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.75040"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.297702"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.508203"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190149"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.859515"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008832"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2230499"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.890405"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935695"},{"key":"ref27","article-title":"Voltage multiplier employing clock gated transistor chain","author":"dickson","year":"1980"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572617"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2173971"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.663564"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21975-2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8050480"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2525822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2573998"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2391442"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185589"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2290823"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258816"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2764023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290083"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2898716"},{"key":"ref25","author":"hodges","year":"2004","journal-title":"Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9127218\/08784394.pdf?arnumber=8784394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:51:41Z","timestamp":1651078301000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8784394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":36,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2932471","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7]]}}}