{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:57:55Z","timestamp":1740167875039,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcsii.2019.2947296","type":"journal-article","created":{"date-parts":[[2019,10,15]],"date-time":"2019-10-15T22:02:06Z","timestamp":1571176926000},"page":"1735-1739","source":"Crossref","is-referenced-by-count":2,"title":["A 0.83-pJ\/Bit 6.4-Gb\/s HBM Base Die Receiver Using a 45\u00b0 Strobe Phase for Energy-Efficient Skew Compensation"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0032-1440","authenticated-orcid":false,"given":"Sangyoon","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5184-3321","authenticated-orcid":false,"given":"Han-Gon","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6439-4825","authenticated-orcid":false,"given":"Soyeong","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaekwang","family":"Yun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0436-703X","authenticated-orcid":false,"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"268","article-title":"An 8Gb\/s 0.65mW\/Gb\/s forwarded-clock receiver using an ILO with dual feedback loop and quadrature injection scheme","author":"seol","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2015.2409987"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSII.2016.2569441"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISSCC.2011.5746261"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSII.2011.2164158"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCSII.2010.2048379"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/CICC.2015.7338357"},{"year":"2018","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TCSII.2018.2819430"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/92.974902"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TVLSI.2012.2227853"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/TCSI.2008.2002655","article-title":"Intersignal timing skew compensation of parallel links with voltage-mode incremental signaling","volume":"56","author":"hu","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref2","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2018.8310257"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/WMED.2016.7458280"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9204872\/08869871.pdf?arnumber=8869871","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:52:44Z","timestamp":1651078364000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8869871\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":15,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2947296","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}