{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:04Z","timestamp":1740167884915,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/tcsii.2019.2960484","type":"journal-article","created":{"date-parts":[[2019,12,17]],"date-time":"2019-12-17T20:56:48Z","timestamp":1576616208000},"page":"2164-2168","source":"Crossref","is-referenced-by-count":3,"title":["Improving Resistive RAM Hard and Soft Decision Correctable BERs by Using Improved-LLR and Reset-Check-Reverse-Flag Concatenating LDPC Code"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0810-187X","authenticated-orcid":false,"given":"Sheyang","family":"Ning","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417941"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.122012.122292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2019.2925792"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2561966"},{"year":"2019","key":"ref14"},{"key":"ref15","article-title":"Using error modes aware LDPC to improve decoding performance of 3D TLC NAND flash","author":"wu","year":"0","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2557326"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2018.8390326"},{"article-title":"Memory circuit defect correction","year":"2017","author":"motwani","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2840350"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423798"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2017.8240243"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.27"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2015.2391260"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131539"},{"key":"ref20","first-page":"1","article-title":"Random soft error suppression by stoichiometric engineering: CMOS compatible and reliable 1Mb HfO2-ReRAM with 2 extra masks for embedded IoT systems","author":"ho","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2015.7208528"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.10.003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CCNC.2014.6940497"},{"key":"ref23","first-page":"244","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc 11th USENIX Conf File Storage Technol (FAST)"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9204872\/08935355.pdf?arnumber=8935355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:52:55Z","timestamp":1651078375000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8935355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":24,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2019.2960484","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}