{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:59:35Z","timestamp":1763179175917,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcsii.2020.2966793","type":"journal-article","created":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T21:18:18Z","timestamp":1579123098000},"page":"2317-2321","source":"Crossref","is-referenced-by-count":11,"title":["Reshuffled Diagonal Rotated Walk Switching Scheme for DAC INL Reduction"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5301-3871","authenticated-orcid":false,"given":"Mikhail S.","family":"Yenuchenko","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3813-6846","authenticated-orcid":false,"given":"Mikhail M.","family":"Pilipko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"85","article-title":"A 14-bit 300MHz pipelined DEM DAC with enhanced dynamic linearity","author":"junlei","year":"2010","journal-title":"Proc Asia&#x2013;Pac Conf Postgrad Res Microelectron Electron (PrimeAsia)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref12","first-page":"411","article-title":"A 12-bit 250-MHz current-steering DAC","author":"huang","year":"2005","journal-title":"Proc 6th Int Conf ASIC"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1088\/1674-4926\/31\/10\/105006","article-title":"A 12-bit current steering DAC with 2-dimensional gradient-error tolerant switching scheme","volume":"31","author":"hao","year":"2010","journal-title":"J Semicond"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.808896"},{"key":"ref15","first-page":"1","article-title":"A systematic method to find an optimized quad-quadrant random walk sequence for reducing the mismatch effect in current steering DAC","author":"srivastava","year":"2017","journal-title":"Proc Int Conf Microelectron Devices Circuits Syst (ICMDCS)"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"717","DOI":"10.1109\/TCAD.2017.2729402","article-title":"Device array layout synthesis with nonlinear gradient compensation for a high-accuracy current-steering DAC","volume":"37","author":"yu","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111093"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052639"},{"key":"ref6","first-page":"869","article-title":"A 3 V 12b 100 MS\/s CMOS D\/A converter for high-speed system applications","author":"bae","year":"2003","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.297706"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.735535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882355"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2890412"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2019.8657270"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9242338\/08960414.pdf?arnumber=8960414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:52:15Z","timestamp":1651078335000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8960414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":16,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2966793","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}