{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:22:49Z","timestamp":1782314569973,"version":"3.54.5"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"iDataMap Corporation"},{"name":"Endeavour Research Leadership Award from the Australian Government"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsii.2020.2979847","type":"journal-article","created":{"date-parts":[[2020,3,10]],"date-time":"2020-03-10T20:06:28Z","timestamp":1583870788000},"page":"956-960","source":"Crossref","is-referenced-by-count":14,"title":["A Behavioral Model of Digital Resistive Switching for Systems Level DNN Acceleration"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5832-4054","authenticated-orcid":false,"given":"Jason K.","family":"Eshraghian","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5153-2945","authenticated-orcid":false,"given":"Qi","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0865-7827","authenticated-orcid":false,"given":"Xiaoyuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0687-4038","authenticated-orcid":false,"given":"Herbert H. C.","family":"Iu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1609-289X","authenticated-orcid":false,"given":"Qing","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8379-543X","authenticated-orcid":false,"given":"Hao","family":"Tong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-018-0001-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2938094"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.3511"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527334"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1039\/c3cp50738f"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2849872"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2545412"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2019.16239"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2767078"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2829918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351344"},{"key":"ref8","article-title":"CMOS and memristive hardware for neuromorphic computing","author":"azghadi","year":"0","journal-title":"Advances in Intelligent Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964710"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771550"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2892997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865560"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264476"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.825805"},{"key":"ref21","author":"lammie","year":"2019","journal-title":"Variation-aware binarized memristive networks"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9082708\/09031725.pdf?arnumber=9031725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:55:11Z","timestamp":1651078511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9031725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":25,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2979847","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}