{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:12Z","timestamp":1740167892856,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsii.2020.2982496","type":"journal-article","created":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T02:19:38Z","timestamp":1585016378000},"page":"3362-3366","source":"Crossref","is-referenced-by-count":0,"title":["Low-Latency and Low-Power Test-Vector Selector for Reed-Solomon\u2019s Low-Complexity Chase"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garcia-Herrero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2220-0594","authenticated-orcid":false,"given":"Alfonso","family":"Sanchez-Macian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2015.0500"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2006.261907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2039073"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2197030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-com.2016.0371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2195066"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8010010"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1602","DOI":"10.1109\/TVLSI.2008.2005575","article-title":"Backward interpolation architecture for algebraic soft-decision Reed–Solomon decoding","volume":"17","author":"zhu","year":"2009","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-011-9327-4"},{"journal-title":"Algebraic Codes on Lines Planes and Curves An Engineering Approach","year":"2008","author":"blahut","key":"ref19"},{"key":"ref4","first-page":"1","article-title":"Area and reliability efficient ECC scheme for 3D RAMs","author":"chang","year":"2012","journal-title":"Proc Techn Program VLSI Design Autom Test"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2808453"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605720"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2777887"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/ip-com:19952281"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2322599"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"journal-title":"Algebraic Coding Theory","year":"1984","author":"berlekamp","key":"ref9"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9270611\/09044406.pdf?arnumber=9044406","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:54:55Z","timestamp":1651078495000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9044406\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":19,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2982496","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}