{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:00:12Z","timestamp":1768071612623,"version":"3.49.0"},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100009087","name":"Universidad Industrial de Santander","doi-asserted-by":"publisher","award":["2309"],"award-info":[{"award-number":["2309"]}],"id":[{"id":"10.13039\/501100009087","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsii.2020.2984018","type":"journal-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T03:16:11Z","timestamp":1585624571000},"page":"866-870","source":"Crossref","is-referenced-by-count":8,"title":["Energy Efficient Peripheral and System Buses for Low-Area and Low-Power SoC Applications"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8543-8946","authenticated-orcid":false,"given":"Juan","family":"Romero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9211-7657","authenticated-orcid":false,"given":"Nestor","family":"Cuevas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elkim","family":"Roa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"2002","journal-title":"WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores Rev B 3"},{"key":"ref3","year":"1999","journal-title":"AMBA Specification"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640145"},{"key":"ref5","year":"2018","journal-title":"TileLink Specification"},{"key":"ref8","article-title":"The RISC-V instruction set manual, volume I: Base user-level ISA","author":"waterman","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912307"},{"key":"ref2","year":"2019","journal-title":"AMBA AXI and ACE Protocol Specification"},{"key":"ref1","first-page":"32","article-title":"System-level power analysis methodology applied to the AMBA AHB bus","author":"caldari","year":"2003","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9082708\/09050629.pdf?arnumber=9050629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:54:56Z","timestamp":1651078496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9050629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":8,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2984018","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}