{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:01:31Z","timestamp":1761930091293,"version":"3.37.3"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100012395","name":"NSF Awards from the Florida Cybersecurity Center, the Royal Bank of Canada, and the Air Force Young Investigator Award to Sumit Jha","doi-asserted-by":"publisher","award":["#1822976","#1422257"],"award-info":[{"award-number":["#1822976","#1422257"]}],"id":[{"id":"10.13039\/100012395","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007900","name":"University of Central Florida Preeminent Post-doctoral Fellowship Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007900","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsii.2020.2984155","type":"journal-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T03:16:11Z","timestamp":1585624571000},"page":"961-965","source":"Crossref","is-referenced-by-count":15,"title":["Design and Fabrication of Flow-Based Edge Detection Memristor Crossbar Circuits<sup>1<\/sup>"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8414-0104","authenticated-orcid":false,"given":"Jodh Singh","family":"Pannu","sequence":"first","affiliation":[]},{"given":"Sunny","family":"Raj","sequence":"additional","affiliation":[]},{"given":"Steven Lawrence","family":"Fernandes","sequence":"additional","affiliation":[]},{"given":"Dwaipayan","family":"Chakraborty","sequence":"additional","affiliation":[]},{"given":"Sarah","family":"Rafiq","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4345-3627","authenticated-orcid":false,"given":"Nathaniel","family":"Cady","sequence":"additional","affiliation":[]},{"given":"Sumit Kumar","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2172\/1283147"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2356439"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256271"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038603"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2821678"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927093"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2775227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1080\/10867651.2004.10504900"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933774"},{"key":"ref3","article-title":"Investigation of multi-level ReRAM in 65nm CMOS for logic-in-memory applications","author":"rafiq","year":"2019","journal-title":"Proc AVS 66th Int Symp Exhibit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538936"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00075"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1016\/j.vlsi.2018.10.001","article-title":"Look-ahead mapping of boolean functions in memristive crossbar array","volume":"64","author":"yadav","year":"2018","journal-title":"Integration"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2001.937655"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118482"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.104"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9082708\/09050658.pdf?arnumber=9050658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:54:56Z","timestamp":1651078496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9050658\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":19,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2984155","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}