{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T22:34:24Z","timestamp":1770676464926,"version":"3.49.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001588","name":"Science Foundation Ireland and Enterprise Ireland","doi-asserted-by":"publisher","award":["13\/IA\/1979"],"award-info":[{"award-number":["13\/IA\/1979"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001588","name":"Science Foundation Ireland and Enterprise Ireland","doi-asserted-by":"publisher","award":["TC-2015-0019"],"award-info":[{"award-number":["TC-2015-0019"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/tcsii.2020.2984359","type":"journal-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T21:14:20Z","timestamp":1585689260000},"page":"821-825","source":"Crossref","is-referenced-by-count":6,"title":["Mitigation of \u201cHorn Spurs\u201d in a MASH-Based Fractional-N CP-PLL"],"prefix":"10.1109","volume":"67","author":[{"given":"Valerio","family":"Mazzaro","sequence":"first","affiliation":[]},{"given":"Michael Peter","family":"Kennedy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0094-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.888780"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916694"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819119"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800925"},{"key":"ref7","author":"banerjee","year":"2006","journal-title":"PLL Performance Simulation and Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964903"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.905653"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSC.2019.8904972"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9082708\/09051993.pdf?arnumber=9051993","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:54:56Z","timestamp":1651078496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9051993\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":9,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2984359","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5]]}}}