{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:44:50Z","timestamp":1761324290096,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission through the ECOSCALE Project","doi-asserted-by":"publisher","award":["H2020-ICT-671632"],"award-info":[{"award-number":["H2020-ICT-671632"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministry for Economy and Competitiveness and the European Union","award":["TIN2017-86727-C2-1-R","FPI 2015"],"award-info":[{"award-number":["TIN2017-86727-C2-1-R","FPI 2015"]}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017 SGR 786"],"award-info":[{"award-number":["2017 SGR 786"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/tcsii.2020.2998284","type":"journal-article","created":{"date-parts":[[2020,5,28]],"date-time":"2020-05-28T20:23:35Z","timestamp":1590697415000},"page":"3073-3077","source":"Crossref","is-referenced-by-count":10,"title":["Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms"],"prefix":"10.1109","volume":"67","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9405-8825","authenticated-orcid":false,"given":"Junnan","family":"Shan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0884-5158","authenticated-orcid":false,"given":"Mihai T.","family":"Lazarescu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8114-250X","authenticated-orcid":false,"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9762-6522","authenticated-orcid":false,"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1026-0178","authenticated-orcid":false,"given":"Mario R.","family":"Casu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1168917.1168877"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934644"},{"journal-title":"Xilinx Power Estimator (XPE)","year":"2019","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"article-title":"Very deep convolutional networks for large-scale image recognition","year":"2014","author":"simonyan","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554771"},{"journal-title":"COUENNE Convex Over and Under ENvelopes for Nonlinear Estimation","year":"2018","author":"belotti","key":"ref12"},{"journal-title":"SDAccel development environment","year":"2019","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.4526"},{"journal-title":"Power Calculator","year":"2019","key":"ref9"},{"key":"ref1","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9270611\/09103067.pdf?arnumber=9103067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T16:54:38Z","timestamp":1651078478000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9103067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2998284","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}