{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,3]],"date-time":"2026-10-03T16:58:47Z","timestamp":1791046727432,"version":"4.1.0"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsii.2020.2998496","type":"journal-article","created":{"date-parts":[[2020,5,29]],"date-time":"2020-05-29T20:10:29Z","timestamp":1590783029000},"page":"316-320","source":"Crossref","is-referenced-by-count":50,"title":["A Hybrid Nine-Level Inverter Topology With Boosting Capability and Reduced Component Count"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7199-6405","authenticated-orcid":false,"given":"Banavath Shiva","family":"Naik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1455-2493","authenticated-orcid":false,"given":"Y.","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9818-9547","authenticated-orcid":false,"given":"J.","family":"Venkataramanaiah","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anup Kumar","family":"Panda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2669377"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-pel.2017.0378"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2891248"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2951382"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2018.2873188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JESTPE.2020.2983205"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2748"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.1989.48478"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2681739"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2314052"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2158768"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2018.2889785"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2557317"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2049719"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2032430"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2018.2830401"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9301450\/09103594.pdf?arnumber=9103594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:03:00Z","timestamp":1641985380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9103594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":16,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.2998496","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}