{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T16:26:14Z","timestamp":1774369574507,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsii.2020.3004616","type":"journal-article","created":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T20:50:02Z","timestamp":1593031802000},"page":"456-460","source":"Crossref","is-referenced-by-count":5,"title":["A High-Performance VLSI Architecture for a Self-Feedback Convolutional Neural Network"],"prefix":"10.1109","volume":"68","author":[{"given":"Yashrajsinh","family":"Parmar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5279-7830","authenticated-orcid":false,"given":"K.","family":"Sridharan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.patcog.2018.01.015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.87"},{"key":"ref12","first-page":"5290","article-title":"Task-driven convolutional recurrent models of the visual system","author":"nayebi","year":"2018","journal-title":"Advances in Neural IInformation Processing Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-015-0816-y"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298958"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3389\/fpsyg.2017.01551"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/srep30914"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2767204"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857078"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"ref28","year":"2011","journal-title":"7 Series FPGAs Memory Interface Solutions User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3389\/fpsyg.2013.00124"},{"key":"ref27","year":"2018","journal-title":"7 Series DSP48E1 Slice User Guide UG479 (V1 10)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2016.2577031"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nrn3476"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuron.2012.01.010"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2018.2843329"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.338"},{"key":"ref2","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref9","first-page":"9221","article-title":"Deep predictive coding network with local recurrent processing for object recognition","author":"han","year":"2018","journal-title":"Proc Int Conf Neural Inf Process Syst (NIPS)"},{"key":"ref1","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref20","author":"redmon","year":"2018","journal-title":"YOLOv3 An Incremental Improvement"},{"key":"ref22","author":"iandola","year":"2016","journal-title":"Squeezenet Alexnet-level accuracy with 50x fewer parameters and< 0 5 mb model size"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2019.2945053"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2012.6248074"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.60"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2916550"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9301450\/09123918.pdf?arnumber=9123918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:16Z","timestamp":1652194336000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9123918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3004616","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}