{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:21:55Z","timestamp":1770538915107,"version":"3.49.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsii.2020.3007858","type":"journal-article","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T20:13:37Z","timestamp":1594239217000},"page":"271-275","source":"Crossref","is-referenced-by-count":2,"title":["Fast Buffer Count Estimation in 3D IC Floorplanning"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2200-4224","authenticated-orcid":false,"given":"S.","family":"Mohapatra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1333-4248","authenticated-orcid":false,"given":"S. K.","family":"Vendra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Chrzanowska-Jeske","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0717-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187499"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135435"},{"key":"ref6","first-page":"1735","article-title":"Buffer planning for 3D ICs","author":"dong","year":"2009","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1149\/1.3473810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/NMDC.2018.8605914"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2947357.2947366"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811108"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810385"},{"key":"ref9","year":"2015","journal-title":"ITRS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2551552"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9301450\/09136797.pdf?arnumber=9136797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:17Z","timestamp":1652194337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9136797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3007858","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}