{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:13Z","timestamp":1740167893581,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001588","name":"Enterprise Ireland","doi-asserted-by":"publisher","award":["CF-2018-0872-P"],"award-info":[{"award-number":["CF-2018-0872-P"]}],"id":[{"id":"10.13039\/501100001588","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsii.2020.3008069","type":"journal-article","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T20:13:37Z","timestamp":1594239217000},"page":"77-81","source":"Crossref","is-referenced-by-count":2,"title":["Jitter Optimisation in a Generalised All-Digital Phase-Locked Loop Model"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4253-0312","authenticated-orcid":false,"given":"Eugene","family":"Koskin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7111-4337","authenticated-orcid":false,"given":"Pierre","family":"Bisiaux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7056-7489","authenticated-orcid":false,"given":"Dimitri","family":"Galayko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4164-4350","authenticated-orcid":false,"given":"Elena","family":"Blokhina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"446","article-title":"A 0.8 V 0.8 mm² bluetooth 5\/BLE digital-intensive transceiver with a 2.3mW phase-tracking RX utilizing a hybrid loop filter for interference resilience in 40nm CMOS","author":"ding","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"journal-title":"Phase Locked Loops Design Simulation and Applications","year":"2007","author":"best","key":"ref11"},{"journal-title":"Noise-Shaping All-Digital Phase-Locked Loops","year":"2013","author":"brandonisio","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2002.804473"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738315"},{"key":"ref16","first-page":"173","article-title":"Minimum-jitter design of bang-bang PLLs in the presence of 1\/f² and 1\/f³ DCO noise","author":"marucci","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273732"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268514"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2959252"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.896048"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2017.2764856"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-00098-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2002.1024769"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2883398"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418094"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s00202-017-0571-x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2019.2910060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2798409"},{"key":"ref21","first-page":"1","article-title":"Discrete-time modelling and experimental validation of an all-digital PLL for clock-generating networks","author":"koskin","year":"2016","journal-title":"Proc IEEE Int New Circuits Syst Conf (NEWCAS)"},{"key":"ref24","first-page":"7013","article-title":"Modeling 1\/f noise","volume":"58","author":"kaulakys","year":"1998","journal-title":"Phys Rev E Stat Phys Plasmas Fluids Relat Interdiscip Top"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961269"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9301450\/09136782.pdf?arnumber=9136782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:00Z","timestamp":1642003380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9136782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3008069","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}