{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T04:57:49Z","timestamp":1782968269333,"version":"3.54.5"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Spanish Ministry of Science, Innovation and Universities under Ram\u00f3n y Cajal","award":["RYC2018-025384-I"],"award-info":[{"award-number":["RYC2018-025384-I"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcsii.2020.3022528","type":"journal-article","created":{"date-parts":[[2020,9,8]],"date-time":"2020-09-08T19:42:21Z","timestamp":1599594141000},"page":"1003-1007","source":"Crossref","is-referenced-by-count":12,"title":["Optimum MDC FFT Hardware Architectures in Terms of Delays and Multiplexers"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5739-3544","authenticated-orcid":false,"given":"Mario","family":"Garrido","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9461-8906","authenticated-orcid":false,"given":"Pedro","family":"Paz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2019.8741687"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2015.7401755"},{"key":"ref6","first-page":"172","article-title":"Challenging the limits of FFT performance on FPGAs","author":"garrido","year":"2014","journal-title":"Proc Int Symp Integr Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504391"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2892322"},{"key":"ref8","first-page":"1","article-title":"Reconfigurable radix-$2^{k} \\times3$\n feedforward FFT architectures","author":"tsai","year":"2019","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2722690"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2831007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605617"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-91734-4_17"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9364006\/09187887.pdf?arnumber=9187887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:54Z","timestamp":1642003014000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9187887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3022528","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}