{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:56:19Z","timestamp":1771613779887,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcsii.2020.3036183","type":"journal-article","created":{"date-parts":[[2020,11,5]],"date-time":"2020-11-05T20:23:33Z","timestamp":1604607813000},"page":"1423-1427","source":"Crossref","is-referenced-by-count":7,"title":["A Novel Pipelined Algorithm and Modular Architecture for Non-Square Matrix Transposition"],"prefix":"10.1109","volume":"68","author":[{"given":"Bo","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zhenguo","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2880437"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1134\/S1054661815010137"},{"key":"ref12","article-title":"Corner turn memory address generator","author":"czekalski","year":"1984"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:19730276"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987736"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2164141"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LSP.2015.2470519"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCCT.2014.7019351"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/42.3941"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2991189"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393157"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/META.2012.6464954"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0031-8"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9387428\/09249385.pdf?arnumber=9249385","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:17Z","timestamp":1652194337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9249385\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":16,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3036183","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}