{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:33:04Z","timestamp":1771518784115,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics Company, Ltd., Hwaseong, South Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsii.2020.3039911","type":"journal-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T01:34:00Z","timestamp":1606268040000},"page":"1822-1826","source":"Crossref","is-referenced-by-count":7,"title":["A 0.166 pJ\/b\/pF, 3.5\u20135 Gb\/s TSV I\/O Interface With V<sub>\n                     <i>OH<\/i>\n                  <\/sub> Drift Control"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4523-6047","authenticated-orcid":false,"given":"Ji-Young","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6941-8374","authenticated-orcid":false,"given":"Jongsoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2256-3782","authenticated-orcid":false,"given":"Kiryong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byoung Mo","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418035"},{"key":"ref3","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref10","first-page":"192","article-title":"An on-chip TSV emulation using metal bar surrounded by metal ring to develop interface circuits","author":"yi","year":"2012","journal-title":"Proc ISOCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"},{"key":"ref5","first-page":"330","article-title":"22.1 A 1.1V 16GB 640GB\/s HBM2E DRAM with a data-bus window-extension technique and a synergetic on-die ECC scheme","author":"oh","year":"2020","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1109\/TCPMT.2010.2101890","article-title":"High-frequency scalable electrical model and analysis of a through silicon via (TSV)","volume":"1","author":"kim","year":"2011","journal-title":"IEEE Trans Compon Packag Manuf Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362660"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176900"},{"key":"ref2","first-page":"316","article-title":"18.2 A 1.2V 20nm 307GB\/s HBM DRAM with at-speed wafer-level I\/O test scheme and adaptive refresh considering temperature distribution","author":"sohn","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056110"},{"key":"ref1","first-page":"130","article-title":"8Gb 3D DDR3 DRAM using through-silicon-via technology","author":"kang","year":"2009","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9442945\/09268074.pdf?arnumber=9268074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:22Z","timestamp":1652194342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9268074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":12,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3039911","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}