{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:46Z","timestamp":1774964506236,"version":"3.50.1"},"reference-count":91,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea Government","doi-asserted-by":"publisher","award":["2020R1F1A1060395"],"award-info":[{"award-number":["2020R1F1A1060395"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcsii.2020.3040425","type":"journal-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T21:14:12Z","timestamp":1606338852000},"page":"12-18","source":"Crossref","is-referenced-by-count":73,"title":["STT-MRAM Sensing: A Review"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8823-0625","authenticated-orcid":false,"given":"Taehui","family":"Na","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4270-9918","authenticated-orcid":false,"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0757-2581","authenticated-orcid":false,"given":"Seong-Ook","family":"Jung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2170778"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234301"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662444"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2582203"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712363"},{"key":"ref77","first-page":"296","article-title":"A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2166282"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2712363"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273482"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898058"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2260365"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536639"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424382"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2995819"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838493"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2326797"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327337"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220458"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2532878"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168937"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2606438"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062962"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487706"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2075920"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294095"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.2319"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838491"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468993"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2453192"},{"key":"ref2","first-page":"279","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"IEEE Int Electron Devices Meeting (IEDM) Tech Dig"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref20","first-page":"1","article-title":"Demonstration of fully functional 8 Mb perpendicular STT-MRAM chips with sub-5 ns writing for non-volatile embedded memories","author":"jan","year":"2014","journal-title":"Proc IEEE Symp VLSI Technol (VLSI)"},{"key":"ref22","year":"2006","journal-title":"4-Mbit Device is First Commercially Available MRAM"},{"key":"ref21","first-page":"1","article-title":"Reliability study of perpendicular STT-MRAM as emerging embedded memory qualified for reflow soldering at 260°C","author":"shih","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol (VLSI)"},{"key":"ref24","year":"2019"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref26","year":"2019"},{"key":"ref25","year":"2019"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2925931"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9091403"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450410"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681834"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296136"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252653"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187506"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433943"},{"key":"ref54","first-page":"296","article-title":"A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0025"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref11","first-page":"214","article-title":"A 7Mb STT-MRAM in 22FFL FinFET technology with 4ns read sensing time at 0.9V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889106"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268514"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"},{"key":"ref17","first-page":"22","article-title":"A 3.3 ns-access-time $71.2~\\mu\\text{W}$\n\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527473"},{"key":"ref18","first-page":"65","article-title":"Demonstration of ultra-low voltage and ultra low power STT-MRAM designed for compatibility with 0x node embedded LLC applications","author":"jan","year":"2018","journal-title":"Proc IEEE Symp VLSI Technol (VLSI)"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912570"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894354"},{"key":"ref80","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/TCSII.2008.923411","article-title":"Numerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation","volume":"55","author":"nho","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2020.20.3.271"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref3","first-page":"258","article-title":"A 64Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.actamat.2012.10.036"},{"key":"ref85","first-page":"1","article-title":"Embedded STT-MRAM for advanced mobile system-on-chips","author":"kang","year":"2012","journal-title":"Proc 2nd CSIS Int Spintronics-Based VLSIs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409770"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865544"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724549"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006428"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273541"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1749-1_5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1080\/09506608.2016.1204097"},{"key":"ref46","article-title":"Sensor amplifier, memory device comprising same, and related method of operation","author":"seo","year":"2015"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2427931"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2612235"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523238"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280303"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9301450\/09270597.pdf?arnumber=9270597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:02Z","timestamp":1642003382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9270597\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":91,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3040425","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}