{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:05:30Z","timestamp":1769166330947,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsii.2020.3040665","type":"journal-article","created":{"date-parts":[[2020,11,25]],"date-time":"2020-11-25T21:14:12Z","timestamp":1606338852000},"page":"2137-2141","source":"Crossref","is-referenced-by-count":24,"title":["FPGA-Based Optimized Design of Montgomery Modular Multiplier"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3739-6876","authenticated-orcid":false,"given":"Ahmed A. H.","family":"Abd-Elkader","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1250-8963","authenticated-orcid":false,"given":"Mostafa","family":"Rashdan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7970-4187","authenticated-orcid":false,"given":"El-Sayed A. M.","family":"Hasaneen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hesham F. A.","family":"Hamed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/978-3-319-48671-0_23","article-title":"Design and performance comparison of modular multipliers implemented on FPGA platform","volume":"10039","author":"javeed","year":"2016","journal-title":"Lecture Notes in Computer Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-06734-6_14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0190939"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056769"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/Trustcom\/BigDataSE\/ICESS.2017.353"},{"key":"ref16","first-page":"21","article-title":"High speed Fp multipliers and adders on FPGA platform","author":"ghosh","year":"2010","journal-title":"Proc Design Arch Signal Image Process (DASIP)"},{"key":"ref17","first-page":"1","article-title":"Radix-4 and radix-8 booth encoded interleaved modular multipliers over general Fp","author":"javeed","year":"2014","journal-title":"Conf Dig 24th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref18","first-page":"32","article-title":"An implementation of montgomery modular multiplication on FPGAs","author":"yan","year":"2014","journal-title":"Proc Int Conf Inf Sci Cloud Comput (ISCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293986"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.11591\/ijece.v9i5.pp3732-3738"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NTMS.2016.7792443"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2886962"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991230"},{"key":"ref8","author":"chen","year":"2019","journal-title":"Recommendations for discrete logarithm-based cryptography Elliptic curve domain parameters"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-019-00213-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref1","author":"stallings","year":"2014","journal-title":"Cryptography and Network Security Principles and Practice"},{"key":"ref9","first-page":"13437","article-title":"Survey on hardware implementation of montgomery modular","volume":"119","author":"pratibha","year":"2018","journal-title":"Int J Pure Appl Math"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2932328"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2988379"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9442945\/09270591.pdf?arnumber=9270591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:21Z","timestamp":1652194341000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9270591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":21,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3040665","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}