{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:39:29Z","timestamp":1758123569215,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["MOST 107-2218-E-110-002","108-2218-E-110-002","108-2218-E-110-011","109-2218-E-110-007"],"award-info":[{"award-number":["MOST 107-2218-E-110-002","108-2218-E-110-002","108-2218-E-110-011","109-2218-E-110-007"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsii.2020.3041607","type":"journal-article","created":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T22:27:31Z","timestamp":1606861651000},"page":"562-567","source":"Crossref","is-referenced-by-count":6,"title":["Tutorial: Design of High-Speed Nano-Scale CMOS Mixed-Voltage Digital I\/O Buffer With High Reliability to PVTL Variations"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Sun Yat-Sen University, Kaohsiung, Taiwan"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378489"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.75"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2006.282887"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.582332"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.09.010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362734"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.2351"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2599538"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2736782"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1285-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2837110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0895-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620500887"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2967868"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2434825"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2036054"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2274701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2040311"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049668"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2810108"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2050941"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2226515"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215744"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/TCSI.2008.2002921","article-title":"Wide-range 5.0\/3.3\/1.8-V I\/O buffer using 0.35-?m 3.3-V CMOS technology","volume":"56","author":"lee","year":"2009","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.02.007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848982"},{"key":"ref20","article-title":"2×VDD 500 MHz digital output buffer with optimal driver transistor sizing for slew rate self-adjustment and leakage reduction using 28-nm CMOS process","author":"wang","year":"0","journal-title":"Circuits Syst Signal Process"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803710"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244351"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPACS.2014.7024433"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623982"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.272999"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2038631"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9340029\/09274338.pdf?arnumber=9274338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,5]],"date-time":"2023-05-05T17:44:45Z","timestamp":1683308685000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9274338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3041607","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}