{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:00Z","timestamp":1740167880189,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation (NRF) of Korea","doi-asserted-by":"publisher","award":["2018R1A4A1025679"],"award-info":[{"award-number":["2018R1A4A1025679"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"BK21 FOUR Project of NRF for the Department of Electrical Engineering, POSTECH"},{"DOI":"10.13039\/501100010418","name":"Institute for Information and Communications Technology Promotion of Korea","doi-asserted-by":"publisher","award":["2019001394"],"award-info":[{"award-number":["2019001394"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"POSTECH\u2013Samsung Electronics Industry-Academia Cooperative Research Center and Future Persistent Memory Cluster Academia Collaboration Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcsii.2020.3042209","type":"journal-article","created":{"date-parts":[[2020,12,3]],"date-time":"2020-12-03T20:44:13Z","timestamp":1607028253000},"page":"1862-1866","source":"Crossref","is-referenced-by-count":1,"title":["A DFE-Enhanced Phase-Difference Modulation Signaling for Multi-Drop Memory Interfaces"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4340-3312","authenticated-orcid":false,"given":"Sooeun","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1742-6713","authenticated-orcid":false,"given":"Jaeyoung","family":"Seo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0978-8549","authenticated-orcid":false,"given":"Changyoon","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1814-6211","authenticated-orcid":false,"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8144-9165","authenticated-orcid":false,"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1528-6235","authenticated-orcid":false,"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/JSSC.2013.2280308","article-title":"A 6.4-Gb\/s near-ground single-ended transceiver for dual-rank DIMM memory interface systems","volume":"49","author":"kaviani","year":"2014","journal-title":"IEEE J Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCSII.2013.2258271"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2018.2808603"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2017.2675923"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2019.2955389"},{"key":"ref8","first-page":"230","article-title":"A 7Gb\/s 9.3mW 2-tap current-integrating DFE receiver","author":"park","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TCSI.2020.2969472"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2011.2136590"},{"key":"ref9","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setup+hold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISSCC.2011.5746412"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9442945\/09279317.pdf?arnumber=9279317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:25Z","timestamp":1652194345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9279317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":10,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3042209","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}