{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,12]],"date-time":"2026-09-12T17:13:35Z","timestamp":1789233215553,"version":"build-2803163510"},"reference-count":80,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcsii.2020.3048034","type":"journal-article","created":{"date-parts":[[2020,12,29]],"date-time":"2020-12-29T20:32:46Z","timestamp":1609273966000},"page":"581-586","source":"Crossref","is-referenced-by-count":12,"title":["Mixed-Signal Neuromorphic Computing Circuits Using Hybrid CMOS-RRAM Integration"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5080-917X","authenticated-orcid":false,"given":"Vishal","family":"Saxena","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2020.2992228"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0023-2"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04484-2"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref76","first-page":"498","article-title":"A 74 TMACS\/W CMOS-RRAM neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models","author":"wan","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref77","first-page":"6702","article-title":"NeuroGrid: Emulating a million neurons in the cortex","author":"boahen","year":"2006","journal-title":"Proc Int Conf IEEE Eng Med Biol Soc"},{"key":"ref74","first-page":"388","article-title":"A 1Mb multibit ReRAM computing-in-memory macro with 14.6 ns parallel MAC computing time for CNN based AI edge processors","author":"xue","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353615"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-64878-5"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2012.00090"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3022920"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2821268"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/smll.201701781"},{"key":"ref31","first-page":"1","article-title":"Role of the Ta scavenger electrode in the excellent switching control and reliability of a scalable low-current operated TiN\\Ta2O5\\Ta RRAM device","author":"goux","year":"2014","journal-title":"Symp VLSI Technol (VLSI-Technology) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456372"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463504"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1063\/1.5124915"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981206"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2174152"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865447"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409623"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254023"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref68","first-page":"145","article-title":"A 0.086-mm 12.7-pJ\/SynOp 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2018","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref2","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref1","year":"2019","journal-title":"Datasheet K2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268522"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/pssr.201409054"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993431"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0270-x"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1021\/nl8037689"},{"key":"ref25","year":"2020","journal-title":"CMP-Leti Memory Advanced Demonstrator 200mm (MAD200)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00324"},{"key":"ref51","first-page":"1412","article-title":"SLAYER: Spike layer error reassignment in time","author":"shrestha","year":"2018","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1002\/9781118927601"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050658"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2005.860850"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573432"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180801"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2019.2931595"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.02.011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256260"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2160265"},{"key":"ref12","author":"you","year":"2018","journal-title":"White Paper on AI Chip and Technology"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-015-0880-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/nl201040y"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1116\/6.0000591"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2526647"},{"key":"ref4","year":"2017","journal-title":"International Roadmap for Devices and Systems (IRDS) More Moore Technologies"},{"key":"ref3","author":"nielsen","year":"2017","journal-title":"Neural Networks and Deep Learning"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/382001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea8040034"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.01383"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref49","author":"vaila","year":"0","journal-title":"Deep convolutional spiking neural networks for image classification"},{"key":"ref9","first-page":"500","article-title":"A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00682"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00608"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2433552"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref44","author":"hunsberger","year":"2015","journal-title":"Spiking Deep Networks with LIF Neurons"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280696"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9340029\/09310208.pdf?arnumber=9310208","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:33Z","timestamp":1642003413000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9310208\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":80,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2020.3048034","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}