{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T02:09:42Z","timestamp":1785895782123,"version":"3.56.0"},"reference-count":80,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1910075\/1909027"],"award-info":[{"award-number":["CCF 1910075\/1909027"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcsii.2021.3051250","type":"journal-article","created":{"date-parts":[[2021,2,9]],"date-time":"2021-02-09T05:33:41Z","timestamp":1612848821000},"page":"837-843","source":"Crossref","is-referenced-by-count":65,"title":["Monolithic 3D Integrated Circuits: Recent Trends and Future Prospects"],"prefix":"10.1109","volume":"68","author":[{"given":"Krithika","family":"Dhananjay","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prachi","family":"Shukla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6554-088X","authenticated-orcid":false,"given":"Ayse","family":"Coskun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6538-6803","authenticated-orcid":false,"given":"Emre","family":"Salman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903014"},{"key":"ref72","author":"reddi","year":"2019","journal-title":"mLPerf Inference Benchmark"},{"key":"ref71","first-page":"709","article-title":"Temperature-aware optimization of monolithic 3D deep neural network accelerators","author":"shukla","year":"2021","journal-title":"Proc Asia-South Pacific Design Autom Conf"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2020.3001954"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2016.7835570"},{"key":"ref77","first-page":"865","article-title":"Thermal covert channels on multi-core platforms","author":"masti","year":"2015","journal-title":"Proc Usenix Security Symp"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550460"},{"key":"ref39","first-page":"449","article-title":"On the design of ultra-high density 14nm Finfet based transistor-level monolithic 3D ICs","author":"shi","year":"2016","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2749523"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753336"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062293"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2952542"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648839"},{"key":"ref31","first-page":"1","article-title":"Intelligent design automation for 2.5\/3D heterogeneous SoC integration","author":"jiang","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00269"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375567"},{"key":"ref36","author":"todri-sanial","year":"2016","journal-title":"Physical Design for 3D Integrated Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2988657"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967013"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.909857"},{"key":"ref62","first-page":"2553","article-title":"Deep neural networks for object detection","author":"szegedy","year":"2013","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541967"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"ref29","year":"2020","journal-title":"Samsung X-Cube"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3003328"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2882433"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009175"},{"key":"ref2","year":"2020","journal-title":"Xilinx Virtex-7"},{"key":"ref1","year":"2020","journal-title":"International Roadmap for Devices and Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1111"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575673"},{"key":"ref21","year":"2020","journal-title":"2 5D Interposer(I-Cube) Development"},{"key":"ref24","first-page":"1","article-title":"Coupling extraction and optimization for heterogeneous 2.5D chiplet-package co-design","author":"kabir","year":"2020","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479039"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2705077"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107636"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203860"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323475"},{"key":"ref58","author":"pavlidis","year":"2017","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196098"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942101"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368635"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519330"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791515"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2391632"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768330"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1989.74183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235336"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702386"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614653"},{"key":"ref16","first-page":"1","article-title":"First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers","author":"brunet","year":"2016","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2850322"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-01012-y"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2870560"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901322"},{"key":"ref4","year":"2020","journal-title":"NVIDIA Tesla P100"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.348"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref5","year":"2020","journal-title":"Embedded Multi-Die Interconnect Bridge"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.10.006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223553"},{"key":"ref46","first-page":"1","article-title":"New thermal management approach for transistor-level 3D integtration","author":"iqbal","year":"2017","journal-title":"Proc IEEE SOI-3D-Subthreshold Microelectron Technol Unified Conf"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479040"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319485"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523983"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050945"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2017.8123686"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00079"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/8920\/9364006\/9321494-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9364006\/09321494.pdf?arnumber=9321494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:21Z","timestamp":1652194341000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9321494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":80,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3051250","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}