{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:26Z","timestamp":1763724506933,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,7]]},"DOI":"10.1109\/tcsii.2021.3059406","type":"journal-article","created":{"date-parts":[[2021,2,15]],"date-time":"2021-02-15T21:30:50Z","timestamp":1613424650000},"page":"2650-2654","source":"Crossref","is-referenced-by-count":3,"title":["High-Parallelism Hash-Merge Architecture for Accelerating Join Operation on FPGA"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6942-3042","authenticated-orcid":false,"given":"Wen-Qi","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5207-0965","authenticated-orcid":false,"given":"Mei-Ting","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-6118","authenticated-orcid":false,"given":"Qian-Jian","family":"Xing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9740-2537","authenticated-orcid":false,"given":"Feng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FCCM.2013.17"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/HPCSim.2013.6641403"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCSII.2019.2959661"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCSII.2020.2980420"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSII.2018.2836920"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.14778\/1687553.1687564"},{"year":"2018","author":"huang","article-title":"Multi-way hash join based on FPGAs","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/1559845.1559965"},{"key":"ref3","article-title":"Efficient data management for GPU databases","author":"bakkum","year":"2012","journal-title":"Proc High Perform Comput Graph Process Units"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TKDE.2017.2651803"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPL.2018.00030"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FCCM.2016.62"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCS.2018.00046"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-319-99987-6_10"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2554688.2554787"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TKDE.2018.2822707"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9467112\/09354233.pdf?arnumber=9354233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T20:09:30Z","timestamp":1635797370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9354233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7]]},"references-count":16,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3059406","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,7]]}}}