{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T19:58:11Z","timestamp":1740167891838,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61774091"],"award-info":[{"award-number":["61774091"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsii.2021.3067136","type":"journal-article","created":{"date-parts":[[2021,3,18]],"date-time":"2021-03-18T19:36:12Z","timestamp":1616096172000},"page":"1571-1575","source":"Crossref","is-referenced-by-count":4,"title":["Placement and Routing Methods Considering Shape Constraints of JTL for RSFQ Circuits"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1581-3536","authenticated-orcid":false,"given":"Jianwang","family":"Zhai","sequence":"first","affiliation":[]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2521798"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2793203"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2017.2675889"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2003.813922"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"journal-title":"VLSI Design","year":"2008","author":"raj","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC46533.2019.8990903"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2020.3012474"},{"key":"ref4","first-page":"1","article-title":"Fast RSFQ and ERSFQ parallel counters","author":"\u00e7elik","year":"2019","journal-title":"Proc IEEE Int Supercond Electron Conf (ISEC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC46533.2019.8990902"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2012.2228732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC46533.2019.8990911"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2007.898718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2797253"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/77.783712"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E93.C.435"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9419893\/09381512.pdf?arnumber=9381512","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T01:14:32Z","timestamp":1633482872000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9381512\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":18,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3067136","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}