{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:47:26Z","timestamp":1769921246336,"version":"3.49.0"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","funder":[{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["2018YFB2202901"],"award-info":[{"award-number":["2018YFB2202901"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["2018YFA0701500"],"award-info":[{"award-number":["2018YFA0701500"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["61904197"],"award-info":[{"award-number":["61904197"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["61934005"],"award-info":[{"award-number":["61934005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["61825404"],"award-info":[{"award-number":["61825404"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["61732020"],"award-info":[{"award-number":["61732020"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Key Research and Development Program and NSFC of China","doi-asserted-by":"publisher","award":["61821091"],"award-info":[{"award-number":["61821091"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Strategic Priority Research Program of the Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB44000000"],"award-info":[{"award-number":["XDB44000000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100017530","name":"Major Scientific Research Project of Zhejiang Lab","doi-asserted-by":"publisher","award":["2019KC0AD02"],"award-info":[{"award-number":["2019KC0AD02"]}],"id":[{"id":"10.13039\/501100017530","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcsii.2021.3067385","type":"journal-article","created":{"date-parts":[[2021,3,19]],"date-time":"2021-03-19T19:53:52Z","timestamp":1616183632000},"page":"1640-1644","source":"Crossref","is-referenced-by-count":40,"title":["Efficient and Robust Nonvolatile Computing-In-Memory Based on Voltage Division in 2T2R RRAM With Input-Dependent Sensing Control"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3740-9868","authenticated-orcid":false,"given":"Linfang","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7636-0227","authenticated-orcid":false,"given":"Wang","family":"Ye","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2192-9655","authenticated-orcid":false,"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4993-0087","authenticated-orcid":false,"given":"Xin","family":"Si","sequence":"additional","affiliation":[]},{"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4807-8141","authenticated-orcid":false,"given":"Jing","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3573-8390","authenticated-orcid":false,"given":"Dashan","family":"Shang","sequence":"additional","affiliation":[]},{"given":"Jianfeng","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7062-831X","authenticated-orcid":false,"given":"Qi","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"500","article-title":"33.2 A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"1","article-title":"A voltage-mode sensing scheme with differential-row weight mapping for energy-efficient RRAM-based in-memory computing","author":"wan","year":"2020","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","first-page":"478","article-title":"An N40 256K×44 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776570"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref5","first-page":"260t","article-title":"A 462GOPs\/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory","author":"su","year":"2017","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776485"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9419893\/09382018.pdf?arnumber=9382018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,6]],"date-time":"2021-10-06T01:14:35Z","timestamp":1633482875000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9382018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":13,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3067385","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}