{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:44:41Z","timestamp":1780674281007,"version":"3.54.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","funder":[{"DOI":"10.13039\/501100005388","name":"Instituto Tecnol\u00f3gico de Costa Rica","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005388","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tcsii.2021.3068757","type":"journal-article","created":{"date-parts":[[2021,3,25]],"date-time":"2021-03-25T20:07:39Z","timestamp":1616702859000},"page":"2845-2849","source":"Crossref","is-referenced-by-count":15,"title":["AxLS: A Framework for Approximate Logic Synthesis Based on Netlist Transformations"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4808-4904","authenticated-orcid":false,"given":"Jorge","family":"Castro-Godinez","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9800-770X","authenticated-orcid":false,"given":"Humberto","family":"Barrantes-Garcia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2607-8135","authenticated-orcid":false,"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref13","first-page":"1","article-title":"AxHLS: Design space exploration and high-level synthesis of approximate accelerators using approximate functional units and analytical models","author":"castro-god\u00ednez","year":"2020","journal-title":"Proc IEEE\/ACM 39th Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref14","first-page":"10","article-title":"EvoApproxLib: Extended library of approximate arithmetic circuits","author":"mrazek","year":"2019","journal-title":"Proc Workshop Open-Source EDA Technol (WOSET)"},{"key":"ref15","first-page":"5","article-title":"Approximate logic synthesis using BLASYS","author":"ma","year":"2019","journal-title":"Proc Workshop Open-Source EDA Technol (WOSET)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763130"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250448"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317878"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342163"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927165"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2858364"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3014430"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9069040"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3394898"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342067"},{"key":"ref20","author":"wolf","year":"2021","journal-title":"Yosys Open SYnthesis Suite"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref21","author":"williams","year":"2021","journal-title":"Icarus verilog"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9502270\/09386244.pdf?arnumber=9386244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T20:03:41Z","timestamp":1635797021000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9386244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3068757","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}