{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T15:11:49Z","timestamp":1783091509664,"version":"3.54.6"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61421005"],"award-info":[{"award-number":["61421005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61927901"],"award-info":[{"award-number":["61927901"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"111 Project","doi-asserted-by":"publisher","award":["B18001"],"award-info":[{"award-number":["B18001"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tcsii.2021.3068764","type":"journal-article","created":{"date-parts":[[2021,3,25]],"date-time":"2021-03-25T20:07:39Z","timestamp":1616702859000},"page":"2785-2789","source":"Crossref","is-referenced-by-count":30,"title":["Time Complexity of In-Memory Matrix-Vector Multiplication"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1856-0279","authenticated-orcid":false,"given":"Zhong","family":"Sun","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1088\/0268-1242\/31\/6\/063002","article-title":"Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling","volume":"31","author":"ielmini","year":"2016","journal-title":"Semicond Sci Technol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41578-019-0159-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0436-6"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-020-17215-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0405-0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2038-x"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref18","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2015.11.009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0100-6"},{"key":"ref27","first-page":"244","article-title":"15.4 A 22nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"xue","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.aay2378"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2992435"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2966908"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000042"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s42256-019-0089-1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201801187"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-22343-7"},{"key":"ref21","author":"press","year":"2007","journal-title":"Numerical Recipes The Art of Scientific Computing"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref23","first-page":"500","article-title":"33.2 A fully integrated analog ReRAM based 78.4TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0288-0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9502270\/09386251.pdf?arnumber=9386251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T20:03:54Z","timestamp":1635797034000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9386251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":27,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3068764","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}