{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:24:32Z","timestamp":1771705472395,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 109-2218-E-007-019"],"award-info":[{"award-number":["MOST 109-2218-E-007-019"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["MOST 109-2262-8-007-022"],"award-info":[{"award-number":["MOST 109-2262-8-007-022"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcsii.2021.3073838","type":"journal-article","created":{"date-parts":[[2021,4,16]],"date-time":"2021-04-16T20:07:39Z","timestamp":1618603659000},"page":"3209-3213","source":"Crossref","is-referenced-by-count":19,"title":["A 0.3-V Conductance-Based Silicon Neuron in 0.18 \u03bcm CMOS Process"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4251-1138","authenticated-orcid":false,"given":"Meysam","family":"Akbari","sequence":"first","affiliation":[]},{"given":"Safwan Mawlood","family":"Hussein","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7429-2195","authenticated-orcid":false,"given":"Ting-I","family":"Chou","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9689-1236","authenticated-orcid":false,"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035575"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950932"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206342"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS46596.2019.8964713"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2007.12.037"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2017.8325231"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2174152"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537564"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456372"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2830749"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2433552"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252600"},{"key":"ref5","first-page":"145","article-title":"A 0.086-mm2 12.7-pj\/sop 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","volume":"13","author":"frenkel","year":"2019","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2018.2848203"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2015.00141"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2017.2765892"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118408"},{"key":"ref22","volume":"80","author":"mead","year":"2012","journal-title":"Analog VLSI Implementation of Neural Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2006.4600325"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.900238"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(01)00067-3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00053"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537563"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9546915\/09406114.pdf?arnumber=9406114","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:26Z","timestamp":1652194346000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9406114\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":27,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3073838","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}