{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:57:27Z","timestamp":1764784647255,"version":"3.37.3"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Taiwan MOST","award":["110-2218-E-110-008","110-2623-E-110-001","109-2224-E-110-001"],"award-info":[{"award-number":["110-2218-E-110-008","110-2623-E-110-001","109-2224-E-110-001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/tcsii.2021.3091973","type":"journal-article","created":{"date-parts":[[2021,6,24]],"date-time":"2021-06-24T19:38:46Z","timestamp":1624563526000},"page":"3163-3166","source":"Crossref","is-referenced-by-count":12,"title":["200-MHz Single-Ended 6T 1-kb SRAM With 0.2313 pJ Energy\/Access Using 40-nm CMOS Logic Process"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1406-0018","authenticated-orcid":false,"given":"Chien-Ping","family":"Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159056"},{"key":"ref3","first-page":"69","article-title":"A 1.85fW\/bit ultra low leakage 10T SRAM with speed compensation scheme","author":"kim","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3054972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865338"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071690"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927363"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2869945"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.918909"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2958668"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2033110"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9524868\/09464247.pdf?arnumber=9464247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T22:48:17Z","timestamp":1636411697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9464247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":10,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3091973","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}