{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T11:37:08Z","timestamp":1742643428614,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Research Funding & Incubation Center of Samsung Electronics","doi-asserted-by":"publisher","award":["SRFC-IT1802-04"],"award-info":[{"award-number":["SRFC-IT1802-04"]}],"id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/tcsii.2021.3094932","type":"journal-article","created":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T19:16:06Z","timestamp":1625598966000},"page":"3063-3067","source":"Crossref","is-referenced-by-count":1,"title":["A 26GHz Fractional-N Digital Frequency Synthesizer Leveraging Noise Profiles of Three Functional Stages"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2122-1481","authenticated-orcid":false,"given":"Seongun","family":"Bae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0108-1378","authenticated-orcid":false,"given":"Minseob","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hwasuk","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1814-6211","authenticated-orcid":false,"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2995326"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310278"},{"key":"ref14","first-page":"326","article-title":"19.3 A 50-to-66GHz 65nm CMOS all-digital fractional-N PLL with 220fsrms jitter","author":"hussein","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref15","first-page":"1","article-title":"10.9 a 13.1-to-28GHz fractional-N PLL in 32nm SOI CMOS with a $\\Delta\\Sigma$\n noise-cancellation scheme","author":"ferriss","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2911531"},{"key":"ref3","first-page":"274","article-title":"17.5 a 12.5GHz fractional-N type-I sampling PLL achieving 58fs integrated jitter","author":"mercandelli","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310336"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2949555"},{"key":"ref8","first-page":"154","article-title":"8.7 A 0.0047mm2 highly synthesizable TDC- and DCO-less fractional-N PLL with a seamless lock range of fREF to 1GHz","author":"cho","year":"2017","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3019344"},{"key":"ref1","first-page":"268","article-title":"16.7 A 30GHz digital sub-sampling fractional-N PLL with 198fsrms jitter in 65nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870477"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9524868\/09475510.pdf?arnumber=9475510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T22:48:46Z","timestamp":1636411726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9475510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":15,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3094932","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}