{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T16:40:10Z","timestamp":1756572010465,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Guangzhou Science and Technology Innovation and Development of Special Funds","award":["EF002\/IMECY\/2019\/GSTIC"],"award-info":[{"award-number":["EF002\/IMECY\/2019\/GSTIC"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/tcsii.2021.3094934","type":"journal-article","created":{"date-parts":[[2021,7,6]],"date-time":"2021-07-06T19:16:06Z","timestamp":1625598966000},"page":"3093-3097","source":"Crossref","is-referenced-by-count":20,"title":["A 3.36-GHz Locking-Tuned Type-I Sampling PLL With \u221278.6-dBc Reference Spur Merging Single-Path Reference-Feedthrough-Suppression and Narrow-Pulse-Shielding Techniques"],"prefix":"10.1109","volume":"68","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1355-7583","authenticated-orcid":false,"given":"Yunbo","family":"Huang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2815-6168","authenticated-orcid":false,"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959735"},{"key":"ref12","first-page":"274","article-title":"17.5 a 12.5GHz fractional-N type-I sampling PLL achieving 58fs integrated jitter","author":"mercandelli","year":"2020","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2851499"},{"key":"ref15","first-page":"410","article-title":"26.2 a 0.08mm2 25.5-to-29.9GHz multi-resonant-RLCM- tank VCO using a single-turn multi-tap inductor and CM-only capacitors achieving 191.6dBc\/Hz FOM and 130kHz 1\/f3 PN corner","author":"guo","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3013259"},{"key":"ref4","first-page":"270","article-title":"16.8 A 25.4-to-29.5GHz 10.2mW isolated sub-sampling PLL achieving ?252.9dB jitter-power FOM and ?63dBc reference spur","author":"yang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"1","article-title":"A 0.008mm2 2.4 GHz type-I sub- sampling ring-oscillator-based phase-locked loop with a ?239.7dB FoM and ?64dBc reference spurs","author":"nagam","year":"2018","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref6","first-page":"15","article-title":"10-to-12GHz 5mW charge-sampling PLL achieving 50fsec RMS Jitter, ?258.9dB FOM and ?65dBc reference spur","author":"gong","year":"2020","journal-title":"Proc IEEE Radio Freq Intgr Circuits Symp (RFIC)"},{"key":"ref5","first-page":"1542","article-title":"A sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of ?256 dB","volume":"55","author":"lee","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3039549"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8920\/9524868\/09475481.pdf?arnumber=9475481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T22:49:54Z","timestamp":1636411794000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9475481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":16,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2021.3094934","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"type":"print","value":"1549-7747"},{"type":"electronic","value":"1558-3791"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}